User contributions for Asie
From WSdev Wiki
Jump to navigationJump to search
30 August 2023
- 18:4218:42, 30 August 2023 diff hist +60 SoC →System Control 2 ($60, color): document bit 3
- 17:3317:33, 30 August 2023 diff hist +40 Memory map No edit summary
29 August 2023
- 22:0522:05, 29 August 2023 diff hist +17 I/O port map update $9E
- 21:5221:52, 29 August 2023 diff hist +30 I/O port map document port $60 bit 1
- 21:5221:52, 29 August 2023 diff hist +66 SoC document port $60 bit 1
- 21:4221:42, 29 August 2023 diff hist 0 SoC un-swap cartridge bus speed
- 21:0721:07, 29 August 2023 diff hist +480 Interrupts No edit summary
- 21:0521:05, 29 August 2023 diff hist +223 I/O port map improve $B0 documentation
- 14:2014:20, 29 August 2023 diff hist +24 m Hyper Voice No edit summary
- 14:1814:18, 29 August 2023 diff hist +116 I/O port map add mystery port at $AC
- 14:0914:09, 29 August 2023 diff hist +12 m Hyper Voice →Hyper Voice Control ($6A, $6B)
- 14:0914:09, 29 August 2023 diff hist +8 I/O port map fix Hyper Voice ports
- 14:0814:08, 29 August 2023 diff hist −4 Hyper Voice fix Control register
- 13:0113:01, 29 August 2023 diff hist +174 m I/O port map add hyperlinks for Hyper Voice ports
- 13:0013:00, 29 August 2023 diff hist +54 m Hyper Voice Fix formatting.
27 August 2023
- 19:2419:24, 27 August 2023 diff hist −147 m EEPROM No edit summary
- 18:5618:56, 27 August 2023 diff hist 0 m Sound →Mixing diagram
- 18:5618:56, 27 August 2023 diff hist +64 m Sound No edit summary
- 18:5518:55, 27 August 2023 diff hist +87 NEC V30MZ add STSWS link for now
- 18:5418:54, 27 August 2023 diff hist +1,206 Display add missing ports
- 11:1111:11, 27 August 2023 diff hist +444 Display clarify sprites, priority
- 11:0411:04, 27 August 2023 diff hist +203 SoC add CAIRO reference
- 10:5810:58, 27 August 2023 diff hist +8 EEPROM →Internal EEPROM Layout: fix table
- 10:5710:57, 27 August 2023 diff hist −1 m EEPROM No edit summary
- 10:5210:52, 27 August 2023 diff hist +15 WSdev Wiki No edit summary
- 10:5010:50, 27 August 2023 diff hist +197 I/O port map No edit summary
- 10:4910:49, 27 August 2023 diff hist +602 EEPROM add errata
- 10:4710:47, 27 August 2023 diff hist +1,051 I/O port map document routing etc
- 07:4407:44, 27 August 2023 diff hist +191 N WonderBeat 9480 stub current
25 August 2023
- 17:0417:04, 25 August 2023 diff hist +1,029 WonderGate No edit summary current
- 16:5516:55, 25 August 2023 diff hist +1,407 N SoC Created page with "The WonderSwan SoC is a single-chip solution powering the entirety of the system's hardware - containing the CPU, most peripheral logic, as well as the internal RAM. There exist three variants of the SoC: * ASWAN, used in the WonderSwan, * SPHINX, used in the WonderSwan Color, * SPHINX2, used in the SwanCrystal. A fourth variant, CAIRO, was planned. It was designed as an ASWAN with a doubled clock speed and a built-in ADPCM decoder, but was never licensed for a commer..."
- 16:5016:50, 25 August 2023 diff hist +75 I/O port map add System/SoC links
- 16:4916:49, 25 August 2023 diff hist +18 WSdev Wiki →Console components
- 16:4816:48, 25 August 2023 diff hist +594 N Cartridge Created page with "== Cartridge bus == The cartridge bus allows both memory access (to linear addresses 0x10000-0xFFFFF) and I/O access (to ports 0xC0-0xFF). To facilitate this, the Memory/IO pin is used: * When Memory/IO is asserted '''high''', all bus address pins specify the 20-bit linear memory address. * When Memory/IO is asserted '''low''', bus address pins 0-7 specify the port address bits 0-7, bus address pins 8-15 are low, bus address pins 16-19 specify the port address bits 4-..."
- 16:4516:45, 25 August 2023 diff hist 0 m Cartridge connector →Pinout: art tweaks
- 16:4416:44, 25 August 2023 diff hist +1,371 N Cartridge connector Created page with " == Pinout == <pre> Cartridge Console (label side) (back) ____________ |====| ____ |--01| -- GND ... \ | -02| <- CPU A15 ... | | -03| <- CPU A10 ... | | -04| <- CPU A11 ... | | -05| <- CPU A9 ... | | -06| <- CPU A8 ... | | -07| <- CPU A13 ... | | -08| <- CPU A14 ... | | -09| <- CPU A12 ... | | -10| <- CPU A7 ... | | -11| <- CPU A6 ... | | -12| <- CPU A5 ... | | -13| <- CPU A4 ... | | -14| <> D15 ... | | -15| <> D14 ... | |..."
- 16:3616:36, 25 August 2023 diff hist +39 WSdev Wiki No edit summary
- 09:3009:30, 25 August 2023 diff hist +71 Accessory port pinout No edit summary current
- 09:3009:30, 25 August 2023 diff hist −2 m Accessory port pinout No edit summary
- 09:2909:29, 25 August 2023 diff hist 0 m Accessory port pinout No edit summary
- 09:2909:29, 25 August 2023 diff hist +3 Accessory port pinout No edit summary
- 09:2909:29, 25 August 2023 diff hist +1,929 N Accessory port pinout Created page with "The WonderSwan accessory (EXT) port provides an UART serial port and I<sup>2</sup>S digital audio output. == Pinout == (Female 8-pin port on peripheral) <pre> MISO_ _MOSI \ / +3V_ \ / _GND ______\ __\ __ /__ /______ | 04__03__02__01 | | __|"" "" "" ""|__ | | |__ __| | '. |..__..__..__..| .' \____05__06__07__08____/ _/ / \ \_ BCLK /..."
- 06:2406:24, 25 August 2023 diff hist +124 m Keypad formatting current
- 06:2006:20, 25 August 2023 diff hist +29 WonderWitch/FreyaBIOS No edit summary
- 06:1606:16, 25 August 2023 diff hist +1,177 N WonderWitch/FreyaBIOS Created page with "FreyaBIOS is a boot program and hardware abstraction layer for WonderWitch, present in the top-most (last) 64 KB of any WonderWitch cartridge. It provides the following functionality: * bring-up code, * interrupt-based hardware abstraction layer, providing a more user-friendly (and less direct) interface to the WonderSwan hardware, * a monitor program, allowing FreyaOS recovery and updates via XMODEM. Other functionality (like file system access) is instead includ..."
- 06:1006:10, 25 August 2023 diff hist +1,343 N WonderWitch Created page with "The WonderWitch is an official homebrew development kit released by Qute Corporation on July 18th, 2000. == Hardware == The WonderWitch cartridge is based on the Bandai 2003 mapper. It provides an RTC, as well as NOR self-flashing functionality using the Fujitsu MBM29DL400TC chip. There were three ways available to acquire WonderWitch cartridges: * '''WonderWitch''', a software development kit containing a reflashable cartridge, a WonderSwan<->RS-232 adapter, a d..."
- 06:0606:06, 25 August 2023 diff hist +42 WSdev Wiki →WonderWitch
- 06:0206:02, 25 August 2023 diff hist +35 WSdev Wiki →WonderWitch
24 August 2023
- 07:2807:28, 24 August 2023 diff hist −5 m Real-Time Clock adjust terminology to match wiki
23 August 2023
- 16:2916:29, 23 August 2023 diff hist +477 NEC V30MZ No edit summary
